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Abstract—The series-resonant converter (SRC) has been used
in several application and it recently became popular for Smart
Transformers (STs). In this application, the efficiency and re-
liability are of paramount importance. Although many papers
have addressed the design challenges to improve the converter
efficiency, discussions about the reliability are still missing in
literature. In this context, this paper presents a design procedure
focusing on the efficiency and reliability improvement of the SRC
for ST application. To improve the efficiency, losses modeling
in all components is carefully carried out. Additionally, Silicon-
Carbide (SiC) MOSFETs are used to reduce the conduction and
switching losses. The reliability is addressed on the converter
design by taking the lifetime of the resonant capacitor and the
stress on the main components. Experimental results obtained
for the optimized 10 kW series resonant converter has shown an
efficiency of 98.61%.
I. INTRODUCTION
The series-resonant dc-dc converter (SRC) has been very
used in a large range of voltage and power application, such
as wireless power transfer for electrical vehicle [1] - [4] (24-
600 V / 5-100 kW), battery charger [5] - [6] (24-600 V / 5 100
kW), renewable energy system [7]- [10] (0.1-500 kV / 0.1-100
MW) and high voltage power supply for specific application,
such as traveling-wave tube (TWT) for satellite application
[11] (1-10 kV / 1-100 kW). Because of its characteristic of
output voltage regulation in open loop, associated to its feature
of soft-switching, the converter became very popular in Smart
Transformer (ST) [12] application. Hence, this converter has
been used to implement the dc-dc stage of ST’s architectures
based on modular [13]–[15] and also non-modular [16] con-
cept.
In this kind of application, high efficiency is extremely
desired and many optimization methods focusing on the ef-
ficiency improvement have been discussed in the literature
[15]. Besides that, the continuity of operation is of paramount
importance and then a highly reliable system with a long
lifetime is required [17]. Although the reliability is considered
even more important than the efficiency in ST application,
issues related to the SRC reliability has not been intensively
investigated. Currently, very few papers have addressed relia-
bility improvement of dc-dc converters by using fault tolerance
approach [18], [19] and the lifetime extension approach for
dc-dc converters has not yet been discussed on the literature.
In this context, this paper presents an optimum design of
the SRC used as a building block of the dc-dc stage of the
Figure 1. Modular Smart Transformer architecture using the Series-Resonant
converter as a building block of the dc-dc stage of the system.
ST. The design is focused on the efficiency and reliability
optimization. The modular ST architecture using the SRC as
a module is presented in Fig. 1, while the topology of the
SRC (including the parasitic elements) is shown Fig. 2. The
input of the converter is connected on the medium voltage
(MV) side of the system and its output is connected to the
low voltage (LV) side. To achieve a very high efficiency,
the loss modeling in all components is carried out and the
characteristic equations are obtained. To further improve the
efficiency, SiC MOSFETs with very low on-state resistance
are used, reducing drastically the conduction losses. Moreover,
the high frequency transformer is carefully designed in order
to obtain lowest losses with the smallest size. The reliability
is addressed by using the converter lifetime assessment and
extension approach. One of the most faulty components of
the SRC is the resonant capacitor (Cr). Thus, the influence of
the converter parameters selection on the capacitor lifetime
is evaluated, with the aim to extend the lifetime of this
components and, consequently the converter lifetime.
The paper is divided as follows: section II describes the
operation principle of the SRC, where the main equations for
the design are provided. The losses model in all components
of the converter are computed and discussed in section III.
In section IV, the capacitors lifetime model is derived and a
discussion about the influence of the tank circuit components
(resonant inductor Lr and capacitor Cr) selection on the
capacitors lifetime is presented. Finally, experimental results
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Figure 2. Topology of the Series-Resonant Converter.
Table I
SPECIFICATION OF THE SRC
Input voltage Output Voltage Nominal Power Isolation frequency
600 V 700 V 10 kW 20 kHz
for a 10 kW prototype of the SRC is presented, where an
efficiency of 98.61% is demonstrated
II. OPERATION PRINCIPLE OF THE SRC
The topology of the SRC based on full-bridge configuration
(FB-SRC) is shown in Fig. 2, while its specification is shown
in Table VI. The most efficient operating point of the SRC is
when it operates in the discontinuous conduction mode (DCM)
with the switching frequency ( fs) equal or slightly below the
resonance frequency ( fo). In this operation mode, the primary-
side switches achieve zero-voltage-switching (ZVS) and low-
current switching, the output diodes achieve zero-current
switching (ZCS). As additional advantages, the converter has
good transformer utilization and also low EMI emission, due
to the smooth current shape (low di/dt). According to [20],
the main problem with the SRC is the lack of input voltage
regulation. On the other hand, it is an advantage for ST
application, once the system has enough degrees of freedom
to control the input voltage by using the front-end rectifier
(first stage). Consequently, the open-loop operation of the SRC
makes the system simpler and inexpensive, since the number
of sensors can be reduced.
The main waveforms in this operation mode are shown
in Fig 3. To support the analysis, the variables resonant fre-
quency ( fo), resonant angular frequency (ω0) and characteristic
impedance of the resonant network (Z) are defined by (1), in
terms of the resonant inductor (Lr) and capacitor (Cr) of the
tank circuit.
f0 =
1
2pi
√
LrCr
, ω0 = 2pi f0, Z =
√
Lr
Cr
(1)
To operate in dcm, the converter parameters must satisfy the
conditions presented in (2) [21], where γ is the angular length
of one half switching period and Io is the load current. From
these conditions it is possible to design Lr and Cr, considering
the operation range of the converter.
γ =
ω0
2 fs
> pi, fs < f0, Io < 8 fsCrVo (2)
Figure 3. Main waveforms of the SRC.
As the converter with unit gain, the output voltage is defined
as (3)
Vo = nVi (3)
Generally, the converter is designed to operate at the res-
onant frequency ( fs = fo) [22], reaching then the maximum
efficiency point. To do so, the pair Lr and Cr have to satisfy
the condition imposed in (1). Thus, there is one degree of
freedom to select one of these parameters, while the other is
chosen consequently. Nevertheless, the selection of the pair
Lr and Cr has an impact on the current and voltage effort on
the resonant capacitor, influencing its lifetime. Therefore, the
selection of Lr and Cr plays an important role not only on the
converter efficiency, but also on the components lifetime. This
aspect will be discussed in the next sections.
III. LOSSES ANALYSIS OF THE SRC
As mentioned before, the losses in the main components of
the SRC must be carefully computed in function of the main
converter parameters, with the aim of properly selecting these
parameter, minimizing the losses.
A. Semiconductors
In order to take advantage of the high performance of the
new SiC devices, SiC MOSFETs of 1.2 kV voltage rating are
considered for the primary side. For the secondary side, active
switches need to be used, because of the bidirectional power
flow requirement of the converter. However, most of the time,
the converter processes direct power flow, while reverse power
flow will occurs very rarely. For this reason, on the secondary
side of the converter, standard IGBTs in parallel with high
performance SiC diodes are used. The list of the considered
semiconductors is presented in Table II
The conduction losses of the primary side MOSFETs can be
calculated by (4), where the on-resistance (Rdc(on)) is function
of the drain-source current (idc), junction temperature (TJ) and
gate voltage (Vgs). Assuming a constant junction temperature
of 100◦C and a constant gate voltage, the equation is simplified
to (5). As can be observed, the conduction losses depends on
the inductor peak current (iLpk) and also γ. Both parameters
are highly depends on the tank circuit components (Lr and
Cr).
The conduction losses of the secondary side diodes can be
calculated in function of the current and devices parameters
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Table II
SPECIFICATION OF THE SEMICONDUCTORS CONSIDERED IN THE DESIGN
MOSFET - MV side
Type Reference V I Rds(on) (@150 C)
SiC C2M0040120D 1.2 kV 40 A 84mΩ
SiC C2M0025120D 1.2 kV 90 A 43mΩ
IGBT - LV side
Type Reference V I VCE(on) (@150 C)
Si IHW40N120R3 1.2 kV 80 A 2.4V
Diode - LV side
Type Reference V I Rds(on) (@25 C)
SiC C4D20120D 1.2 kV 16,5 A 3V
SiC C4D40120D 1.2 kV 40 A 3V
by (6). Similarly as for the MOSFET, the diodes conduction
losses are highly dependent on Lr and Cr. The influence on
Lr and Cr is discussed in section V.
As the converter operates under soft-switching condition
with ZVS and ZCS on the primary side and ZCS on the
secondary, the switching losses can be neglected.
Pprim(cond) =
1
T
∫ T
0
Rds(on) (ids (t) ,TJ ,Vgs) · ids2 (t)dt (4)
PS1(cond) = Rds(on) · I2S1(rms) = Rds(on) ·
(
iLpk · 1
2
√
γ
2
)2
(5)
Psec(cond) =
1
T
∫ T
0
VF (iF (t) ,TJ ,Vgate) ·iF (t)dt (6)
PD1(cond) =VF · ID1(avg)+RF · I2D1(rms)
=VF ·
(
iLpk
2n ·pi
)
+Rds(on) ·
(
iLpk
2n
·
√
γ
2
)2 (7)
B. DC-Link Capacitor
For the dc-link capacitor, the aluminum electrolytic ca-
pacitor from EPCOS, with 1000µF capacitance and voltage
rating of 450 V is used. The capacitor has an equivalent-series
resistance of RESR = 55mΩ. Because of the voltage rating of
the capacitors, two devices needs to be connected in series.
The losses on this component are calculated according to
PCo = 2 ·RESR · I2Co(rms) = 2 ·RESR ·
(
iLpk
n
·
√
γ
2
)2
(8)
C. High Frequency Transformer
In order to optimize the transformer losses, taking into
account also the transformer size, a computer-aided design
was carried out, and the algorithm flowchart is depicted in
Fig. 4. The database based on suitable E-type ferrite cores
was created and the list is shown in Table III. Only E-type
core were considered, assuming parallel configuration for the
implementation and all the considerations are described in
Table III. The core-type construction, as shown in Fig. 4 is
also assumed. The algorithm starts with the smallest core
selection, in this case a single E 55/28/21, and then the basic
design is performed. In this point, the number of turn of
Table III
SPECIFICATION OF THE FERRITE CORES CONSIDERED IN THE DESIGN
Core Ferrite Material Specification N◦ of parallel cores
E 55/28/21 N87/N97 B66335 up to 3
E 65/32/27 N87 B66387 up to 3
E 70/33/32 N87 B66371 up to 2
E 80/38/20 N87 B66375 1
P PS S
Figure 4. Electric model of the HFT, showing the parasitic elements.
Implementation scheme of the HFT, showing the disposition of the primary
and secondary windings in the core. The simplified flowchart of the algorithm
used to design the optimized HFT.
both windings is calculated and the wires are selected. In
the next point, the implementation feasibility is verified by
comparing the available window area of the selected core with
the area required for the design. If the transformer can not
be built, a bigger core is selected and the procedure starts
again. Otherwise, the algorithm goes to the next point: losses
calculation.
For the wire losses, the skin and proximity effect are
considered additionally to the dc losses. To avoid the skin
effect, litz wire is used. To losses caused by proximity effect
are estimated based on [23]. For the core losses, the Steinmetz
equation due to the almost pure sinusoidal current waveforms
[24] is used. Finally, the temperature is estimated according to
[25] under the assumption of natural convection cooling. The
design result is summarized in Table IV. Discussions about
the transformer implementation and experimental verification
are presented in Section V.
IV. RELIABILITY ASSESSMENT
To achieve high reliability, the most frequent device failures
are evaluated and a failure mode and effect analysis (FMEA)
Table IV
TRANSFORMER SPECIFICATION USED FOR ITS IMPLEMENTATION
Core N of turns wire N◦ of parallel cores
2x E 65/32/27 npri = 26 90 x AWG32 up to 3
nsec = 22 2000 * AWG44 up to 2
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for the SRC is carried out, as shown in Table I. According to
the industries reports [26], [27], the most susceptible device on
the SRC is the the primary side semiconductor, that is usually
implemented using MOSFETs [26], [27]. In the second place
is the resonant capacitors (Cr).
To improve the robustness of the converter and consequently
the smart transformer reliability, the failure causes on these
two components are analyzed and a solution to avoid or
postpone the fault in each case is proposed.
A. Primary side semiconductor failure
As can be observed in Table V, the faul on the switches
reported in [27], regardless the reason, leads to a short-circuit
(SC) state of this device. Hence, a solution to avoid this
problem, keeping the converter still operational, is to use the
fault tolerant SRC topology proposed in [18] (shown in Fig.
5), instead of the classic one shown in 2. Additionally, the
topology presented in 5 is also resilient to open-circuit (OC),
making it a suitable solution for every kind of semiconductor
fault of the primary side.
B. Resonant Capacitor failure
The resonant capacitor is listed as the second most failure
device. The reasons for that are the start-up conditions (leading
to an overvoltage), and also the current stress caused by the
load variation (as short-circuit or overload). Normally, most
of the failures lead to an OC condition. In order to postpone
as much as possible the capacitor failure, its lifetime model is
evaluated, in order to implement a reliability-based design.
The Metalized Polypropylene Film (MPPF) capacitors from
WIMA (MKP10 series) are used to implement the tank circuit.
The considered capacitors are: 150nF , 3300nF , 6800nF , all
rated for 400Vac/650Vac. According to [28], for this kind
of capacitor, the lifetime model is given by (9), which de-
pends on the operation temperature (T ), operation voltage (V )
and characteristic constants (Ea and Eb) [28]. The operation
temperature of the capacitor is directly related to the rms
current of the tank circuit (iL(rms)). The peak voltage on the
capacitor is given by (10) [18], which is function of the
resonant capacitance and output power (represented by the
input current Ii). Then, not only the tank circuit current, but
also the capacitor voltage operation and overvoltage during
start-up and load variation depend on the Lr and Cr pair
selection.
In this context, the influence of the Lr and Cr selection
on the capacitor lifetime is evaluated. To do so, the equation
Table V
FAILURE MODE AND EFFECTS ANALYSIS OF THE SRC
Most faulty device Failure mode Failure cause Solution
Semiconductors current stress Fault
Devices Short-circuit Overvoltage tolerance
Load SC scheme
Resonant current stress Optimum
capacitor open-circuit Overvoltage/start-up parameter
(Cr) overload/SC selection
Figure 5. SRC topology with fault tolerance capability used as a basic cell
of the dc stage of the ST.
Efficiency
Expected tank capacitor lifetime (p.u)
Nominal lifetime: 300000h
increasing Cr
increasing Lr
reducing Lr
reducing Cr
lifetime
lifetime
Figure 6. Graphic analysis of the SRC efficiency (a) and reliability (b) in
terms of the Lr and Cr .
(9) is expanded and written in function of the iL(rms), tank
current overshoot iL(os) (during start-up, load variation of load
short-circuit), capacitor voltage (VCr ) and capacitor overvoltage
(VCr(ov)) and all these mentioned parameters are written in
function of Lr and Cr. Thus, the capacitor lifetime model in
function of Lr and Cr is derived and a graphic summarizing
the result for the studied case is plotted in 6 (b).
L = Lo ·
(
V
Vo
)−n
· e
[(
Ea
Kb
)
·( 1T − 1To )
]
(9)
VCpk =
Ii
8 fsCr
(10)
C. Tank Circuit Parameter Selection
Using the previous losses equations, a similar procedure is
carried out to obtain the influence of Lr andCr on the converter
losses. Therefore, the estimated efficiency of the converter in
function of Lr and Cr is also obtained, as shown in 6 (a).
As can be observed, the efficiency reaches its maximum value
when fo = fs, as expected and already discussed. In the graphic
6 (b), the capacitor lifetime is longer for lower value of Lr
and higher values of Cr. Therefore, to extended as much as
possible the capacitor lifetime, the inductance Lr must be as
low as possible, while the capacitance Cr should be as big
as possible, keeping fo constant. The minimum inductance
value possible is constrained by the leakage inductance of
the transformer. Therefore, only the leakage inductance of
the transformer should be used and no external inductance
is added.
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Table VI
SPECIFICATION OF THE SRC PROTOTYPE
Input voltage Vi = 700 V
Output voltage Vo = 600 V
Nominal output power Po = 10 kW
Switching frequency fs = 20 kHz
Transformer turn ratio n = 1.45
Table VII
MEASURED PARAMETERS OF THE HFT
Leakage inductance Lleak = 13.5µH
Winding resistance (primary and secondary) Rwire = 86mΩ
Magnetizing inductance Lm = 7.93mH
Core Losses Rcore = 309.5kΩ
Total Losses PHFT = 56.4W
V. PROTOTYPE IMPLEMENTATION AND EXPERIMENTS
RESULTS
In order to evaluate the converter performance experimen-
tally and verify the presented design procedure, a prototype
was built and tested. The main specifications are shown in
Table VI. The transformer implementation, converter construc-
tion and the final results are discussed.
A. High Frequency Transformer Implementation and Tests
The high frequency transformer (HFT) was implemented
according to the design presented in Section III. As a result of
the design, 2 cores E65/32/27 from EPCOS/TDK were used
in parallel and the physical implementation is described in
Table IV. The implemented transformer was experimentally
evaluated and its main parameters, as well as the core losses
and wire losses were obtained. The intrinsic parameters of the
transformer are shown in Table VII.
In order to evaluate more carefully the losses on the trans-
former, the open-circuit and short-circuit tests were performed
according to [29]. With these tests, it is possible to separate
the core losses from the wire losses, and to obtain the wire
losses decomposition in ac and dc losses. The total losses
of the HFT are presented in Table VII, while the losses
distribution is depicted in Fig. 12. As can be observed, the
wires are responsible for most of the losses (61%), where 22%
of this value are the ac losses, due to the proximity effect.
The expected ac losses is between 20% and 30% of the total
wire losses. Thus, the obtained value is in accordance to the
analysis, showing a good implementation of the transformer.
Finally, the temperature were measured in both tests, in
order to check the temperature rise due to the core and wire
losses individually. The results are presented in Fig. 7 and it
is observed that the temperature is well below the maximum
of 100◦C.
B. Final Prototype Assembly
Once the resonant frequency and the transformer leakage
inductance are chosen, the resonant capacitance (Cr) can be
Figure 7. Temperature obtained during the open-circuit and short-circuit test
on the transformer: (a) core losses (open-circuit test) and (a) wire losses (shot-
circuit)
Figure 8. Implemented 10 kW SRC converter hardware prototype (mechanical
dimensions: 300 mm x 210 mm x 150 mm).
selected. As discussed in section IV, the resonant induc-
tance should be the transformer leakage inductance, then
Lr = 13.5µH. To select the resonant frequency, the dead-time
between the semiconductors of the same leg should be taken
into account. Besides that, a resonance frequency slight above
the switching should be selected, so that the inductor current
can have a small zero-time, allowing the semiconductors to
deplete their stored charge. Therefore, assuming a dead-time
of 1µs, the resonance frequency of fo = 21.7kHz is select.
To obtain this value, the resonant capacitance should be
Cr = 4.3µF . Thus, the Cr is implemented by using 9 capacitors
of 330nF and 2 capacitors of 680nF connected in parallel.
Fig. 8 shows the photo of the implemented prototype. As
aforementioned, the converter operates in open loop and the
gate signals are generated by the DSP. Although two different
SiC MOSFETs were considered during the design, the results
shown is this paper were obtained using the SiC MOSFET
C2M0025120D, because of their lower on-resistance. For the
secondary side, the silicon IGBT IHW40N120R3 was used in
parallel with the SiC diode C4D20120D. The SiC diode was
selected because of its very low reverse recovery charge.
C. Experimental Results
The experimental results were obtained for the converter
operating in steady-state at nominal load, where the main
waveforms were saved and the thermal behavior of the main
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Figure 9. Experimental results obtained in steady-state: (a) primary side voltage (vp), voltage over the resonant capacitor (vCr) and tank circuit current (iLr),
(b) current and voltage on the primary side semiconductor (s1), (c) current and voltage on the secondary side semiconductor (d1).
Figure 10. Thermal behavior of the main components of the converter
operating under nominal condition: (a) HFT, (b) primary side SiC-MOSFETs,
(b) primary side SiC-diodes.
components was evaluated by a temperature measurement
system. Additionally, the converter efficiency and the losses
distribution on the components are verified and discussed. The
results are summarized from Fig. 9 to Fig. 12.
The main waveforms obtained experimentally for the con-
verter operating in steady-state in nominal condition (i.e. 10
kW, 600 V to 700 V) are shown in 9. In Fig. 9 (a), the primary
side voltage (vp), the voltage over the resonant capacitor (vCr)
and the tank circuit current (iLr) are shown. Fig. 9 (b) shows
the current and voltage on the primary side semiconductor
(s1), where soft-switching operation is verified. As expected,
the primary side semiconductors turn on in ZVS and turn off
in ZCS. The commutation detail is also depicted in Fig. 9
(b). Similarly, the current and voltage on the secondary side
diode (d1) are presented in Fig. 9 (c), where ZCS operation
during turn-on and turn-off is observed. Therefore, these
results confirmed that the switching losses can be completely
neglected during the design of the converter.
The temperatures of the transformer, the primary and sec-
ondary side semiconductors for the converter operating at
nominal condition are depicted in Fig. 10. As can be noticed,
the hotspot on the transformer has an temperature of 89◦C,
which is below the maximum of 100◦C defined by the design.
The secondary side semiconductors have higher temperature,
because of their higher losses compared to the primary side
semiconductors.
Finally, the efficiency curve in function of the output power
is shown in Fig. 11, while the losses distribution is presented
in Fig. 12. The efficiency curve was obtained experimentally
using the high performance power analyzer WT1800 from
Figure 11. Efficiency curve of the converter as a function of the output power
obtained experimentally.
39%
3 %4
core losses
Diode
conduction
losses
18%
39%
22%
23%
24%
3%
wire dc
losses (sec)Transformer
losses
wire dc
losses (pri)
Mosfets
conduction
losses
Capacitor
dc-link
wire ac
losses
Figure 12. Losses distribution on the main components of the converter and
also the losses distribution on the HFT.
Yokogawa (basic power accuracy of 0.02%). As can be seen,
the converter has achieved a peak efficiency of 98.61% at
a power level of around 4kW , while at nominal load the
converter has achieved around 98.1% of efficiency. This results
confirmed the optimum design of the converter, as well as the
high potentiality of the SiC technology in this application.
Evaluating the losses distribution depicted in Fig. 11, it is
noted that the transformer is responsible for most of the
losses. It is important to note that the conduction losses of the
MOSFETs are lower than the diode conduction losses, even
having high rms current, since the MOSFET is connected on
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the LV side.
VI. CONCLUSION
The series resonant converter is a promising topology to be
used as building block of the modular dc-dc stage of smart
transformer. In this system, high efficiency and reliability are
extremely desired. In this paper an optimum design of a series
resonant converter to obtain not only high efficiency, but also
high reliability was proposed.
To obtain high efficiency, the losses were carefully modeled
and a minimization procedure is performed. Additionally, SiC-
MOSFETs with very low on-resistance were used on the
primary side, while SiC diode associated with IGBT were used
on the secondary side of the converter.
To increase the reliability, the two most critical devices are
analyzed: the primary side semiconductor and the resonant
capacitor. To avoid fault on the switch, a fault-tolerant SRC
topology was proposed to be used instead the classic one,
avoiding the interruption of the system in faulty case. To
extend the reliability of the resonant capacitor, its lifetime
model is used and a trade-off between the resonant tank
parameters selection is found. As a results, the resonant
tank circuit should have a high capacitance value (Cr) and
small inductance value (Lr) (for a given resonant frequency).
Following this procedure, the capacitor lifetime is extended.
In that case, only the leakage inductance of the transformer
should be used as the resonant inductor, and no additional
components should be included.
Finally, experimental results were provided for a 10 kW pro-
totype. The proposed converter has obtained a peak efficiency
of 98.61%, proving the validity of the presented design.
REFERENCES
[1] B. X. Nguyen, D. M. Vilathgamuwa, G. H. B. Foo, P. Wang, A. Ong,
U. K. Madawala, and T. D. Nguyen, “An efficiency optimization scheme
for bidirectional inductive power transfer systems,” IEEE Transactions
on Power Electronics, vol. 30, no. 11, pp. 6310–6319, Nov 2015.
[2] A. Berger, M. Agostinelli, S. Vesti, J. A. Oliver, J. A. Cobos, and
M. Huemer, “A wireless charging system applying phase-shift and
amplitude control to maximize efficiency and extractable power,” IEEE
Transactions on Power Electronics, vol. 30, no. 11, pp. 6338–6348, Nov
2015.
[3] M. Petersen and F. Fuchs, “Load dependent power control in series-
series compensated electric vehicle inductive power transfer systems,”
in European Conference on Power Electronics and Applications (EPE-
ECCE Europe), Aug 2014, pp. 1–10.
[4] N. Liu and T. G. Habetler, “Design of a universal inductive charger
for multiple electric vehicle models,” IEEE Transactions on Power
Electronics, vol. 30, no. 11, pp. 6378–6390, Nov 2015.
[5] I. O. Lee, “Hybrid pwm-resonant converter for electric vehicle on-board
battery chargers,” IEEE Transactions on Power Electronics, vol. 31,
no. 5, pp. 3639–3649, May 2016.
[6] N. Shafiei, M. Ordonez, M. Craciun, C. Botting, and M. Edington, “Burst
mode elimination in high-power llc resonant battery charger for electric
vehicles,” IEEE Transactions on Power Electronics, vol. 31, no. 2, pp.
1173–1188, Feb 2016.
[7] D. Jovcic and B. Ooi, “High-power, resonant dc/dc converter for
integration of renewable sources,” in IEEE Bucharest PowerTech, June
2009, pp. 1–6.
[8] D. Jovcic and L. Zhang, “Lcl dc/dc converter for dc grids,” IEEE
Transactions on Power Delivery, vol. 28, no. 4, pp. 2071–2079, Oct
2013.
[9] X. Sun, Y. Shen, Y. Zhu, and X. Guo, “Interleaved boost-integrated llc
resonant converter with fixed-frequency pwm control for renewable en-
ergy generation applications,” IEEE Transactions on Power Electronics,
vol. 30, no. 8, pp. 4312–4326, Aug 2015.
[10] C. Meyer and R. De Doncker, “Design of a three-phase series resonant
converter for offshore dc grids,” in 42nd IAS Annual Meeting. Confer-
ence Record of the 2007 IEEE Industry Applications Conference, Sept
2007, pp. 216–223.
[11] T. Lazzarin, O. Custodio, C. C. Motta, and I. Barbi, “An isolated
dc-dc converter with high-output-voltage for a twta,” in International
Telecommunications Energy Conference (INTELEC), Sept 2014, pp. 1–
7.
[12] M. Liserre, G. Buticchi, M. Andresen, G. D. Carne, L. F. Costa, and
Z. X. Zou, “The smart transformer: Impact on the electric grid and
technology challenges,” IEEE Industrial Electronics Magazine, vol. 10,
no. 2, pp. 46–58, Summer 2016.
[13] D. Dujic, G. Steinke, E. Bianda, S. Lewdeni-Schmid, C. Zhao, and
J. Steinke, “Characterization of a 6.5kv igbt for medium-voltage high-
power resonant dc-dc converter,” in Applied Power Electronics Confer-
ence and Exposition (APEC), March 2013, pp. 1438–1444.
[14] C. Zhao, D. Dujic, A. Mester, J. Steinke, M. Weiss, S. Lewdeni-
Schmid, T. Chaudhuri, and P. Stefanutti, “Power electronic traction
transformer:medium voltage prototype,” IEEE Transactions on Indus-
trial Electronics, vol. 61, no. 7, pp. 3257–3268, July 2014.
[15] J. E. Huber and J. W. Kolar, “Analysis and design of fixed voltage
transfer ratio dc/dc converter cells for phase-modular solid-state trans-
formers,” in 2015 IEEE Energy Conversion Congress and Exposition
(ECCE), Sept 2015, pp. 5021–5029.
[16] J. Wang, A. Q. Huang, W. Sung, Y. Liu, and B. J. Baliga, “Smart grid
technologies,” IEEE Industrial Electronics Magazine, vol. 3, no. 2, pp.
16–23, June 2009.
[17] M. Liserre, M. Andresen, L. F. Costa, and G. Buticchi, “Power routing
in modular smart transformers,” IEEE Industrial Electronics Magazine,
2016 (in press).
[18] L. F. Costa, G. Buttichi, and M. Liserre, “Fault-tolerant series-resonant
dc-dc converter,” IEEE Transactions on Power Electronics, 2016 (in
press).
[19] E. Ribeiro, A. Cardoso, and C. Boccaletti, “Fault-tolerant strategy for a
photovoltaic dc-dc converter,” IEEE Transactions on Power Electronics,
vol. 28, no. 6, pp. 3008–3018, June 2013.
[20] T. LaBella and J. S. Lai, “A hybrid resonant converter utilizing a
bidirectional gan ac switch for high-efficiency pv applications,” IEEE
Transactions on Industry Applications, vol. 50, no. 5, pp. 3468–3475,
Sept 2014.
[21] K. Afridi, “Resonant and soft-switching techniques in power elec-
tronics,” Department of Electrical, Computer and Energy, Colorado
University, Colorado, USA, Lectures Note, 2014.
[22] H. Wu, T. Mu, X. Gao, and Y. Xing, “A secondary-side phase-shift-
controlled llc resonant converter with reduced conduction loss at normal
operation for hold-up time compensation application,” IEEE Transac-
tions on Power Electronics, vol. 30, no. 10, pp. 5352–5357, Oct 2015.
[23] W. G. Hurley, E. Gath, and J. G. Breslin, “Optimizing the ac resistance
of multilayer transformer windings with arbitrary current waveforms,”
IEEE Transactions on Power Electronics, vol. 15, no. 2, pp. 369–376,
Mar 2000.
[24] K. Venkatachalam, C. R. Sullivan, T. Abdallah, and H. Tacca, “Accurate
prediction of ferrite core loss with nonsinusoidal waveforms using
only steinmetz parameters,” in Computers in Power Electronics, 2002.
Proceedings. 2002 IEEE Workshop on, June 2002, pp. 36–41.
[25] M. K. Kazimierczuk, High-Frequency Magnetic Components. Wiley
Publishing, 2009.
[26] “Power technology roadmap: Trends 2012-2017,” Power Sources Man-
ufacturers Association, USA, Report, 2013.
[27] W. s. Choi, S. m. Young, and D. w. Kim, “Analysis of mosfet failure
modes in llc resonant converter,” in INTELEC 2009 - 31st International
Telecommunications Energy Conference, Oct 2009, pp. 1–6.
[28] H. Wang and F. Blaabjerg, “Reliability of capacitors for dc-link applica-
tions in power electronic converters: An overview,” IEEE Transactions
on Industry Applications, vol. 50, no. 5, pp. 3569–3578, Sept 2014.
[29] I. Villar, “Multiphysical characterization of medium-frequency power
electronic transformers,” Ph.D. dissertation, Swiss Federal Institute of
Technology Lausanne, 2010.
190
